Design of 2×VDD logic gates with only 1×VDD devices in nanoscale CMOS technology.

Po-Yen Chiu Ming-Dou Ker

Published in: SoCC (2013)

Keyphrases

cmos technology
logic circuits
low power
power dissipation
power consumption
design process
design considerations
case study
low voltage