Login / Signup
Spur reducing architecture of frequency synthesiser using switched capacitors.
Debashis Mandal
Pradip Mandal
T. K. Bhattacharyya
Published in:
IET Circuits Devices Syst. (2014)
Keyphrases
</>
real time
management system
databases
social networks
software architecture
network architecture
loosely coupled
distributed architecture
neural network
web services
mobile robot
conceptual model
integrated circuit
design considerations