Login / Signup
Single bit-line 8T SRAM cell with asynchronous dual word-line control for bit-interleaved ultra-low voltage operation.
Chi-Ray Huang
Lih-Yih Chiou
Published in:
IET Circuits Devices Syst. (2018)
Keyphrases
</>
random access memory
low voltage
shift register
design considerations
power line
low cost
high speed