Sign in

A thermal model for the top layer of 3D integrated circuits considering through silicon vias.

Fengjuan WangZhangming ZhuYintang YangNing Wang
Published in: ASICON (2011)
Keyphrases