Login / Signup

Multiple clock domain synchronization for network on chip architectures.

Jabulani NyathiSouradip SarkarPartha Pratim Pande
Published in: SoCC (2007)
Keyphrases
  • network on chip
  • routing algorithm
  • high speed
  • graphical models
  • end to end