A 2.25 TOPS/W Fully-Integrated Deep CNN Learning Processor with On-Chip Training.

Cheng-Hsun Lu Yi-Chung Wu Chia-Hsiang Yang

Published in: A-SSCC (2019)

Keyphrases

fully integrated
supervised learning
learning algorithm
deep architectures
high speed
data structure
distributed systems
power consumption
single chip