Login / Signup

Reduced Order Macromodel of Coupled Interconnects for Timing and Functional Verification of Sub Half-micron IC Designs.

Davide PandiniPrimo ScandolaraCarlo Guardiani
Published in: ASP-DAC (1998)
Keyphrases