Verification at RTL Using Separation of Design Concerns.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2019)