Login / Signup
Interconnect-centric Array Architectures for Minimum SRAM Access Time.
Azeez J. Bhavnagarwala
Stephen V. Kosonocky
James D. Meindl
Published in:
ICCD (2001)
Keyphrases
</>
random access memory
access control
data sets
high speed
secure information sharing
power consumption
low power
information access
square error
random access
databases
digital libraries
data transmission
interconnection networks