Login / Signup

An Improved High Resolution CMOS Timing Generator Using Array of Digital Delay Lock Loops.

Balaji SrinivasanVinay Bhaskar Chandratre
Published in: VLSI Design (2010)
Keyphrases