Login / Signup

Design validation of .18 μm 1 GHz cache and register arrays.

Doug MalonePaul BunceJoe DellaPietroJohn DavisJames DawsonThomas J. KnipsDon PlassPhil PritzlaffKenneth Reyer
Published in: CICC (2000)
Keyphrases
  • software architecture
  • engineering design
  • user interface
  • building blocks
  • design process
  • data access
  • real time
  • search engine
  • information systems
  • case study