Login / Signup
Design validation of .18 μm 1 GHz cache and register arrays.
Doug Malone
Paul Bunce
Joe DellaPietro
John Davis
James Dawson
Thomas J. Knips
Don Plass
Phil Pritzlaff
Kenneth Reyer
Published in:
CICC (2000)
Keyphrases
</>
software architecture
engineering design
user interface
building blocks
design process
data access
real time
search engine
information systems
case study