Login / Signup

A gate-level pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS.

Benjamin Stefan DevlinMakoto IkedaKunihiro Asada
Published in: ASP-DAC (2011)
Keyphrases