Login / Signup

A jitter suppression technique for a 2.48832 Gb/s clock and data recovery circuit.

Kiyoshi IshiiKeiji KishineHaruhiko Ichino
Published in: ISCAS (2000)
Keyphrases