A concurrent checking scheme for single and multibit errors in logic circuits.

B. Kolla Parag K. Lala K. C. Yarlagadda

Published in: VTS (1992)

Keyphrases

logic circuits
low power
error accumulation
high speed
pattern recognition
medical imaging
tunnel diode