Login / Signup

Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers.

Andrea PuglieseGregorio CappuccinoGiuseppe Cocorullo
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2008)
Keyphrases