Sign in
Optimization of SCR for High-Speed Digital and RF Applications in 45-nm SOI CMOS Technology.
Shudong Huang
Srivatsan Parthasarathy
Yuanzhong Paul Zhou
Jean-Jacques Hajjar
Elyse Rosenbaum
Published in:
IRPS (2023)
Keyphrases
</>
cmos technology
low power
high speed
silicon on insulator
mixed signal
power consumption
spl times
low voltage
low cost
digital signal processing
power dissipation
cmos image sensor
image sensor
frame rate
parallel processing
real time
multi view