Test Power Reduction Using Integrated Scan Cell and Test Vector Reordering Techniques on Linear Scan and Double Tree Scan Architectures.

Published in: J. Low Power Electron. (2009)

Keyphrases