Test Power Reduction Using Integrated Scan Cell and Test Vector Reordering Techniques on Linear Scan and Double Tree Scan Architectures.

George Kurian Narayana Rao Virendra Patidar V. Kamakoti Srivaths Ravi

Published in: J. Low Power Electron. (2009)

Keyphrases

power reduction

pattern recognition

data streams

power consumption