Login / Signup

ASIP-based multiprocessor SoC design for simple and double binary turbo decoding.

Olivier MullerAmer BaghdadiMichel Jézéquel
Published in: DATE (2006)
Keyphrases
  • neural network
  • user interface
  • image compression
  • building blocks
  • design process
  • e learning
  • case study
  • hardware and software
  • hardware software co design