Short-Read Mapping by a Systolic Custom FPGA Computation.

Thomas B. Preußer Oliver Knodel Rainer G. Spallek

Published in: FCCM (2012)

Keyphrases

systolic array
real time
domain specific
high speed
hardware implementation
field programmable gate array
real time image processing
genetic algorithm
computer vision
video sequences