Login / Signup

Reducing Design Verification Cycle Time through Testbench Redundancy.

Aman KokradyTheo J. PowellS. Ramakrishnan
Published in: VLSI Design (2006)
Keyphrases