Login / Signup
Reducing Design Verification Cycle Time through Testbench Redundancy.
Aman Kokrady
Theo J. Powell
S. Ramakrishnan
Published in:
VLSI Design (2006)
Keyphrases
</>
functional verification
social networks
engineering design
databases
feature selection
optimal design
formal methods
formal verification
computational complexity
design process
model checking
design decisions
face verification
verification method