Sign in

Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis.

Mingjie LiuKeren ZhuXiyuan TangBiying XuWei ShiNan SunDavid Z. Pan
Published in: DAC (2020)
Keyphrases