Login / Signup
A 14-b 2.5 MSPS pipelined ADC with on-chip EPROM.
Douglas A. Mercer
Published in:
IEEE J. Solid State Circuits (1996)
Keyphrases
</>
single chip
low cost
high speed
analog vlsi
high density
analog to digital converter
sigma delta
physical design
programmable logic
image sensor
neural network
data flow
evolvable hardware
linear array
random access memory
application specific
chip design
functional verification
low power