Flexible timing specification in a VHDL synthesis subset.

A. Stoll Jörg Biesenack Steffen Rumler

Published in: EURO-DAC (1992)

Keyphrases

asynchronous circuits
program synthesis
formal specification
real time
data mining
case study
high level
multiscale
search algorithm
natural language
hardware implementation
specification language
reactive systems