C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates.
Hamed F. Dadgour
Rajiv V. Joshi
Kaustav Banerjee
Published in:
DAC (2006)
Keyphrases
</>
low power
logic circuits
vlsi architecture
power consumption
high speed
low cost
single chip
mixed signal
nm technology
high power
low power consumption
cmos technology
wireless transmission
vlsi circuits
real time
power reduction
power dissipation
image sensor
signal processor
gate array
power saving
image processing