Accelerating Computations on FPGA Carry Chains by Operand Compaction.
Thomas B. PreußerMartin ZabelRainer G. SpallekPublished in: IEEE Symposium on Computer Arithmetic (2011)
Keyphrases
- hardware implementation
- field programmable gate array
- real time
- real time image processing
- high speed
- signal processing
- software implementation
- fpga implementation
- parallel hardware
- low cost
- databases
- power reduction
- neural network
- hardware design
- verilog hdl
- hardware architectures
- low power consumption
- database
- hardware architecture
- data sets
- case study
- search engine
- real world