Login / Signup
A coding framework for low-power address and data busses.
Sumant Ramprasad
Naresh R. Shanbhag
Ibrahim N. Hajj
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (1999)
Keyphrases
</>
low power
low cost
high speed
image processing
single chip