Login / Signup

Current Collapse Reduction Technique Using N-Doped Buffer Layer into the Bulk Region of a Gate Injection Transistor.

Koushik BharadwajAshok RaySushanta BordoloiGaurav Trivedi
Published in: VLSI Design (2019)
Keyphrases
  • silicon dioxide
  • high speed
  • data sets
  • neural network
  • learning algorithm
  • database systems
  • input image
  • region of interest
  • low power
  • room temperature
  • space charge
  • nano scale