Login / Signup
Optimal utilization of adjustable delay clock buffers for timing correction in designs with multiple power modes.
Juyeon Kim
Deokjin Joo
Taewhan Kim
Published in:
Integr. (2016)
Keyphrases
</>
power consumption
worst case
high speed
real time
dynamic programming
optimal control
optimal design
power dissipation