Login / Signup
Bus Optimization for Low Power in High-Level Synthesis.
Sungpack Hong
Taewhan Kim
Published in:
J. Circuits Syst. Comput. (2003)
Keyphrases
</>
low power
high speed
high level synthesis
low cost
power consumption
single chip
high power
design space exploration
vlsi architecture
logic circuits
computer vision
digital signal processing
low power consumption
vlsi circuits
power reduction
computer aided
stereo matching
high density