Login / Signup
Verification of Basic Block Schedules Using RTL Transformations.
Rajesh Radhakrishnan
Elena Teica
Ranga Vemuri
Published in:
CHARME (2001)
Keyphrases
</>
scheduling problem
model checking
formal analysis
asynchronous circuits
temporal logic
formal verification
verification method
concurrent systems
artificial intelligence
multiscale
block matching
block wise
functional verification
computer vision
case study
image blocks