Design, layout and verification of an FPGA using automated tools.

Ian Kuon Aaron Egier Jonathan Rose

Published in: FPGA (2005)

Keyphrases

layout design
low cost
high speed
design process
hardware design
formal verification
single chip
functional verification
real time
artificial intelligence
model checking
efficient implementation
automated tools
low power consumption
hardware architectures