Login / Signup
A Hybrid Instruction Prefetching Mechanism for Ultra Low-Power Multicore Clusters.
Maryam Payami
Erfan Azarkhish
Igor Loi
Luca Benini
Published in:
IEEE Embed. Syst. Lett. (2017)
Keyphrases
</>
prefetching
response time
access patterns
cache misses
hit rate
access latency
disk array
web prefetching
caching scheme
web documents
user perceived latency
ultra low power
web page prediction
level parallelism
web caching
cache replacement
data points
web logs
data objects
hit ratio
real time
shared memory
low power