Login / Signup

Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters.

Tudor MurganOliver MiteaSujan PandeyPetru Bogdan BacinschiManfred Glesner
Published in: VLSI-SoC (2006)
Keyphrases