Login / Signup
STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation.
Mostafa Hadizadeh
Elham Cheshmikhani
Hossein Asadi
Published in:
DATE (2020)
Keyphrases
</>
design considerations
main memory
input output
cache misses
memory access
disk array
memory hierarchy
optimal allocation
garbage collection
file system
management system
multi layer
replacement policy
multithreading
prefetching
secondary storage
client server