Login / Signup
In-place memory mapping approach for optimized parallel hardware interleaver architectures.
Saeed Ur Reehman
Cyrille Chavet
Philippe Coussy
Awais Sani
Published in:
DATE (2015)
Keyphrases
</>
parallel hardware
error correction
search engine
memory hierarchy
bayesian networks
end to end
memory requirements
computational power
memory usage