Login / Signup
Layer minimization in escape routing for staggered-pin-array PCBs.
Yuan-Kai Ho
Xin-Wei Shih
Yao-Wen Chang
Chung-Kuan Cheng
Published in:
ASP-DAC (2013)
Keyphrases
</>
printed circuit boards
network layer
application layer
objective function
routing algorithm
routing protocol
ad hoc networks
shortest path
routing problem
real time
image processing
domain knowledge
integrated circuit
mobile ad hoc networks
programmable logic
visual inspection
multi layer