C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs.
Chin-Yang Lo
Po-Tsang Huang
Wei Hwang
Published in:
AICAS (2020)
Keyphrases
</>
energy efficient
wireless sensor networks
data transmission
energy consumption
sensor networks
energy efficiency
power consumption
multi core architecture
information sources
data dissemination