Login / Signup
A 22nm CMOS 0.2V 13.3nW 16T SRAM Using Dynamic Leakage Suppression and Half-Selected Free Technique.
Yue Wang
Guowei Chen
Xinyang Yu
Xujiaming Chen
Kiichi Niitsu
Published in:
APCCAS (2021)
Keyphrases
</>
power consumption
cmos technology
leakage current
low power
dynamic environments
low voltage
high speed
data transmission
nm technology
database
image processing
low cost
edge detection
power supply
single chip
analog vlsi