• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Interconnection allocation between functional units and registers in High-Level Synthesis.

Cong HaoNan WangSong ChenTakeshi YoshimuraMin-You Wu
Published in: ASICON (2013)
Keyphrases