Login / Signup
Interconnection allocation between functional units and registers in High-Level Synthesis.
Cong Hao
Nan Wang
Song Chen
Takeshi Yoshimura
Min-You Wu
Published in:
ASICON (2013)
Keyphrases
</>
high level synthesis
functional units
parallel architecture
processing elements
design space exploration
finite state machines
neural network
search algorithm
pattern recognition
fine grained
parallel processing
computer architecture
protein complexes