Login / Signup
An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop.
Andrea Bonetti
Adam Teman
Andreas Burg
Published in:
ISCAS (2015)
Keyphrases
</>
single phase
flip flops
input output
power supply
pulse width modulation
control algorithm
active power filter
edge detection
power consumption
control method
induction motor
power electronics
multiple input
high speed
low cost
power dissipation
output voltage
support vector
image processing