Login / Signup
Hierarchy-aware and area-efficient test infrastructure design for core-based system chips.
Anuja Sehgal
Sandeep Kumar Goel
Erik Jan Marinissen
Krishnendu Chakrabarty
Published in:
DATE (2006)
Keyphrases
</>
design process
building blocks
support environment
design methodology
efficient implementation
cost effective
software engineering
case study
neural network
data sets
e government
data collection
lightweight
learning environment
design principles
engineering design
experimental design
database