Optimizing effective interconnect capacitance for FPGA power reduction.

Safeen Huda Jason Helge Anderson Hirotaka Tamura

Published in: FPGA (2014)

Keyphrases

power reduction
high speed
power dissipation
low power
power consumption
power saving
hardware implementation
low cost
highly efficient
real time
signal processing
cost effective