Login / Signup
Large scale clock skew scheduling techniques for improved reliability of digital synchronous VLSI circuits.
Roy Mader
Eby G. Friedman
Ami Litman
Ivan S. Kourtev
Published in:
ISCAS (1) (2002)
Keyphrases
</>
vlsi circuits
mixed signal
low power
power consumption
multi channel
high speed
scheduling problem
real world
resource allocation
real time
parallel processing
image sequences
scheduling algorithm
digital circuits
duty cycle