Login / Signup

FSM Modeling of Synchronous VHDL Design for Symbolic Model Checking.

Jinsong BeiHongxing LiJinian BianHongxi XueXianlong Hong
Published in: ASP-DAC (1999)
Keyphrases
  • symbolic model checking
  • data mining
  • model checking
  • formal verification
  • knowledge based systems