Login / Signup
A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications.
D. V. Poornaiah
P. V. Ananda Mohan
Published in:
VLSI Design (1996)
Keyphrases
</>
image and video coding
image coding
computer vision
high quality
hardware implementation