Transistor level gate modeling for accurate and fast timing, noise, and power analysis.

S. Raja F. Varadi Murat R. Becer Joao Geada

Published in: DAC (2008)

Keyphrases

power analysis
smart card
high speed
countermeasures
computationally efficient
silicon dioxide
leakage current