A Pipeline Replica Bitline Technique for Suppressing Timing Variation of SRAM Sense Amplifiers in a 28-nm CMOS Process.

Published in: IEEE J. Solid State Circuits (2017)

Keyphrases