Jitter-Power minimization of digital frequency synthesis architectures.

Eric A. M. Klumperink Ramen Dutta Zhiyu Ru Bram Nauta Xiang Gao

Published in: ISCAS (2011)

Keyphrases

phase locked loop
objective function
packet loss
real time
case study
texture synthesis
digital objects
electric vehicles