Login / Signup

Formal Analysis of Quasi Delay Insensitive Circuits Behavior in the Presence of SEUs.

Yannick MonnetMarc RenaudinRégis Leveugle
Published in: IOLTS (2007)
Keyphrases
  • delay insensitive
  • formal analysis
  • asynchronous circuits
  • formal methods
  • human behavior
  • machine learning
  • low power
  • agent model
  • neural network
  • ban logic
  • expert systems
  • high speed