Login / Signup

Impact of Clock-Gating on Power Distribution Network Using Wavelet Analysis.

Vinay C. PatilSudarshan SrinivasanWayne P. BurlesonSandip Kundu
Published in: VLSI Design (2013)
Keyphrases